Principal Invesigator

Prof. SangHyeon Kim / 김상현 / 金相賢(キム サンヒョン)

Assistant Professor, School of Electrical Engineering, KAIST

shkim.ee [at] kaist.ac.kr

Education

 

2014   Ph.D. in Department of Electrical engineering and information systems, The University of Tokyo, Japan

   “Study on InGaAs-On-Insulator MOSFETs for III-V logic LSI on Si platform”

   (Advisors: Prof. Shinichi Takagi, Prof. Mitsuru Takenaka)

2011   M.S. in Department of Electrical engineering and information systems, The University of Tokyo, Japan

   “Metal Source/Drain III-V MOSFETs using metal-semiconductor alloys”

2009   B.S. in Department of Electrical engineering and information systems, The University of Tokyo, Japan

   “Source/Drain technology for high performance III-V MOSFETs”

Professional careers

2019.2-              Assistant Professor, School of Electrical Engineering, KAIST

2016.3-2019.1   Senior researcher, Korea Institute of Science and Technology (KIST)

2017.3-2019.1   Assistant professor, University of Science and Technology (UST)

2017.7-2018.6   Post-doc R&D Specialist, 3D&Optical I/O team, imec, Belgium

2014.3-2016.2   Researcher, Korea Institute of Science and Technology (KIST)

Professional activities

2020       Steering committee member in International Conferences on Solid State Devices and Materials (SSDM)                   2020

2019       Steering committee member in International Conferences on Solid State Devices and Materials (SSDM)                    2019

2019       Technical Program Committee (TPC) member in Compound Semiconductor Week (CSW) 2019

2018.7-   Expert in Technology Level Evaluation (Field: 105. Ultra-high speed/Ultra-low power semiconductor                         device and SOC design/fabrication technology), Ministry of Science and ICT, Korea

Honors and awards

2017   The 24th KCS excellent paper award(분과우수논문상) as a corresponding author for "High-Performance                 InGaAs-OI MOSFET on Si Substrates"

2017   The 24th KCS excellent poster award(우수포스터상) as a corresponding author for "Fabrication of In-                     Rich(>0.53) InGaAs-OI MOSFET on Si by Novel Epitaxial Lift-Off"

2017   The 24th KCS excellent poster award(우수포스터상) as a co-author for "Thin Body P-GaAs Junctionless                 FET on Si via Wafer Bonding and Epitaxial Lift-off Technology"

2016   Best Paper Award from IEEE S3S conference

2014   JSAP paper award for APL 104, 043504 (2014)

2014   Dean’s award from Department of Electrical engineering and information systems, The University of Tokyo

2014   Excellent doctoral dissertation award from The University of Tokyo

2014   IEEE EDS Japan Chapter Student Award (VLSI)

2013   The 60th JSAP Spring Meeting Poster award (co-authored)

2013   IEEE EDS Japan Chapter Student Award (VLSI)

2012   The 32nd Japan Society of Applied Physics encouragement award

2012-2014 Research Fellowships of the Japan Society for the Promotion of Science for Young Scientists

2011-2012 JGC-S Scholarship (Nikki-Saneyoshi Schorlarship)

2012   Excellent presentation award in GCOE program from The University of Tokyo

2012   IEEE EDS Japan Chapter Student Award (VLSI)

2011   Dean’s award from Department of Electrical engineering and information systems, The University of Tokyo

2011   Excellent master thesis award from The University of Tokyo

2011   IEEE EDS Japan Chapter Student Award for IEDM paper

2009-2011 Mobile Communication Fund DOCOMO Scholarship

2004-2009 Korea-Japan Government Joint Scholarship (한일 공동 이공계 학부국비유학 프로그램)

kaist_logo.png
kaistee.png

34141 대전광역시 유성구 대학로 291 한국과학기술원(KAIST) 전기 및 전자공학부 E3-2, 1230호
TEL : 042-350-7552

© 2020 3D Integrated Opto-Electronic Device Laboratory.  All rights reserved.